This Day On The Street
Continue to site
ADVERTISEMENT
This account is pending registration confirmation. Please click on the link within the confirmation email previously sent you to complete registration.
Need a new registration confirmation email? Click here

Teradyne And Test Insight Partner To Shorten IC Design Cycle Times

Teradyne, Inc. (NYSE:TER) and Test Insight announce the release of new pattern conversion solutions for UltraFLEX to reduce design to test cycle times and expedite Silicon debug and characterization. The new solutions include the ability to compile hundreds of patterns in parallel using Linux-based Load Share Facilities (LSF) as well as the ability to produce binary IG-XL pattern files directly from electronic design automation (EDA) output formats.

The standalone Linux-based compiler can be easily integrated into users’ pattern conversion flow. The compiler supports all UltraFLEX digital instruments and triggering of other UltraFLEX instrument families within a digital pattern. The Linux compiler complements the existing Teradyne IG-XL Windows compiler for bulk conversion tasks by enabling the use of a customer’s Linux based compute farm resources, which are typically used by design and DFT engineers, to generate test programs. The product has been tested and validated by several large customers and is now available for all users.

The Test Insight Tool Suite has also been updated to allow the generation of IG-XL binary pattern files directly from STIL/WGL/VCD to Teradyne UltraFLEX IG-XL binary formats within the ATEGEN toolset. It reduces the complexity of pattern conversion to a single step process by leveraging the Linux pattern compiler and the rich feature set of the Test Insight Tool Suite for pattern conversion. "The tight cooperation with Teradyne helps us improve our software solutions and keep up with the latest needs of most advanced users in semiconductor test," said Meir Gellis, CEO of Test Insight.

“Our customers are under increasing pressure to ramp their complex System-on-a-Chip (SOC) devices as soon as samples are available. Device data volumes typically exceed 100GB per device and these volumes have traditionally grown by 15-20% per device generation. During early ramp, test vectors can be fully regenerated 10-20 times, which presents test engineers with a computational bottleneck during the critical debug chip period. The Linux compiler enables our customers to compile hundreds of GBs in minutes by leveraging customers’ existing compute farms. This will enable UltraFLEX customers to ramp their products faster, allowing more time to debug critical device issues," noted Gregory Smith, Vice President of SOC Marketing at Teradyne.

1 of 2

Check Out Our Best Services for Investors

Action Alerts PLUS

Portfolio Manager Jim Cramer and Director of Research Jack Mohr reveal their investment tactics while giving advanced notice before every trade.

Product Features:
  • $2.5+ million portfolio
  • Large-cap and dividend focus
  • Intraday trade alerts from Cramer
Quant Ratings

Access the tool that DOMINATES the Russell 2000 and the S&P 500.

Product Features:
  • Buy, hold, or sell recommendations for over 4,300 stocks
  • Unlimited research reports on your favorite stocks
  • A custom stock screener
Stocks Under $10

David Peltier uncovers low dollar stocks with serious upside potential that are flying under Wall Street's radar.

Product Features:
  • Model portfolio
  • Stocks trading below $10
  • Intraday trade alerts
14-Days Free
Only $9.95
14-Days Free
Submit an article to us!
SYM TRADE IT LAST %CHG

Markets

DOW 18,024.06 +183.54 1.03%
S&P 500 2,108.29 +22.78 1.09%
NASDAQ 5,005.3910 +63.9670 1.29%

Partners Compare Online Brokers

Free Reports

Top Rated Stocks Top Rated Funds Top Rated ETFs