MOUNTAIN VIEW, Calif.
July 17, 2013
- Complete portfolio of data converter IP includes high-speed and general-purpose ADCs and DACs
- New successive approximation register architecture for 12-bit ADCs supports conversion rates up to 320 MSPS
- 12-bit, 80 MSPS ADCs provide low 3.5 mW power consumption and 0.045 mm 2 area use for mobile communication applications
Synopsys, Inc. (Nasdaq:SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced the availability of its 28-nanometer (nm)
data converter IP
portfolio,which includes DesignWare® analog-to-digital converters (ADCs), digital-to-analog converters (DACs) and integrated PLLs. Implementing Synopsys' new data converter architecture in the 28-nm process node resulted in up to 76 percent reduction in power consumption and up to 86 percent reduction in area use, which reduces system costs for wireless networking and mobile communications system-on-chips (SoCs). Increasing Synopsys' 12-bit ADCs' performance to 320 megasamples per second (MSPS) enables greater flexibility for system definition in communications applications such as those enabled by LTE and WiFi 802.11ac protocols.
"As system architects move their designs to advanced process nodes, they are increasingly integrating analog interfaces directly into the main SoC instead of treating these functions as peripherals," said
, Senior Market Analyst, ASIC and SoC at Semico Research Corporation. "As a result, system architects need analog IP that is available in their required process nodes and meets their systems' area, performance and power supply voltage requirements. Analog IP providers like Synopsys are responding to this need by evolving their analog interfaces, and in particular their implementations of data converters, to take advantage of the high processing speeds and small area offered by advanced process nodes."
As designs continue to migrate to smaller process nodes such as 28 nm, designers need analog and mixed-signal IP area to scale along with the rest of the digital portion of the SoC. At the same time, overall system specifications are not relaxed to reflect the SoC's lower supply voltage, lower power and pin-count restrictions. To address these challenges, Synopsys has introduced the successive approximation register (SAR)-based architecture for its 12-bit high-speed ADCs, which offers parallel assembly options for improved area, lower power and architectural scalability. The ADCs currently offer conversion rates of up to 320 MSPS with architectural support for rates beyond 1 gigasample per second (GSPS). In addition, the 12-bit high-speed DACs increase conversion rates to 600 MSPS, a 50 percent increase in speed over the previous generation. Increased conversion rates allow for higher oversampling of the signal, which reduces filtering requirements at the output of the DACs and simplifies the circuit design.