This account is pending registration confirmation. Please click on the link within the confirmation email previously sent you to complete registration. Need a new registration confirmation email? Click here
MOUNTAIN VIEW, Calif.,
June 17, 2013 /PRNewswire/ --
New Synopsys Formality ® Ultra solution cuts days of effort for each functional engineering change order (ECO)
Includes advanced matching, visualization and fast verification technologies
Customers reporting 2X speedup for implementing and verifying functional ECOs
Synopsys, Inc. (Nasdaq:SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced Formality Ultra, a new configuration of the Formality equivalency checking solution. Formality Ultra includes innovative matching and verification technologies to efficiently guide designers through the implementation of functional ECOs with minimal impact to the design and verify the correctness of the ECOs in minutes for multimillion instance designs. These new capabilities will help designers cut in half the time they spend implementing ECOs late in the design cycle and result in shorter, more predictable schedules.
Complex designs often undergo multiple functional ECOs late in the design process due to changing specifications and functional errors. Each ECO change can adversely impact schedule and predictability of design closure, which causes designers to invest days trying to minimize the impact of every change to the design. This process can add weeks in the late stages of the design cycle.
"With the new ECO capabilities in Formality Ultra, we can cut in half the time needed for implementing functional ECOs and shorten our design schedules," said
Bruce Fishbein, vice president of NCD IC Engineering at Cavium Inc. "It will also enable us to implement more complex functional changes as ECOs rather than wait for the next derivative of the design. We are planning to deploy Formality Ultra on our next project."
The new Formality Ultra adds advanced matching techniques that visually highlight the mismatch between the RTL and netlist representations of a design, allowing designers to efficiently zoom in on the changes required to implement an ECO. In addition, a new multi-point verification technology very quickly checks multiple changes made to the design enabling designers to verify the correctness of their ECOs in a matter of minutes on multi-million instance designs.