MOUNTAIN VIEW, Calif.
Jan. 30, 2013
/PRNewswire/ -- Synopsys, Inc. (NASDAQ: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced Imagination Technologies has deployed Synopsys' C–to-RTL formal consistency checking technology, named
, to verify its PowerVR family of semiconductor IP cores for graphics, video and display processing applications. Following a multi-year collaboration with Synopsys, Imagination Technologies is utilizing HECTOR to enhance its verification environment with the ability to verify and debug corner cases.
"Synopsys' HECTOR technology has enabled us to perform formal equivalence checking between system-level models and RTL over a range of complex PowerVR cores," said
, vice president of Imagination's PowerVR IP engineering group. "The HECTOR technology has allowed us to complete formal verification in minutes, where exhaustive techniques would have been impractical. As a result, HECTOR has enabled us to significantly improve the design verification capabilities within our PowerVR GPU team. We anticipate using HECTOR across all our IP design groups, while, thanks to our close and creative engagement with Synopsys' HECTOR R&D team, we continue to explore new applications of this exciting technology."
"With the increasing complexity of system-on-chips (SoCs), next-generation verification technologies are essential to more effectively manage SoC quality, schedule and cost," said
, senior vice president and general manager of the Synopsys Verification Group. "We are delighted to have such close R&D level collaborations with Imagination Technologies, a leading innovator in the industry, enabling us to deliver ground-breaking technologies that address growing verification challenges."
Multimedia applications involve complex algorithmic functional blocks requiring their behavior to be modeled in high-level languages such as C, and subsequently ensuring that the implemented RTL description is functionally equivalent. Conventional simulation-based verification of these design elements can be time-consuming and is likely to miss corner-case design bugs that would manifest only in the SoC where the IP core becomes embedded. With HECTOR, design teams are able to exhaustively verify all combinations of inputs and gain a high level of confidence in the quality of their IP blocks.