This Day On The Street
Continue to site
This account is pending registration confirmation. Please click on the link within the confirmation email previously sent you to complete registration.
Need a new registration confirmation email? Click here

Xilinx Delivers First Public Access Release Of Its Next-Generation Vivado Design Suite

SAN JOSE, Calif., July 26, 2012 /PRNewswire/ -- Xilinx, Inc. (NASDAQ: XLNX) today announced it has made available its first public release of its next-generation design environment.  The Vivado™ Design Suite 2012.2 is now available at no additional cost to all ISE® Design Suite customers who are currently in warranty. This release is the first in a two-phase rollout, with the first phase focused on accelerating time to implementation from C and RTL, and the second focused on accelerating time to integration of system-level functions. Vivado Design Suite 2012.2 delivers a highly Integrated Design Environment (IDE) with a completely new generation of system-to-IC tools that include High-Level Synthesis, RTL Synthesis with the industry's best SystemVerilog support, revolutionary analytical place and route, and an advanced SDC-based timing engine so developers can increase their productivity with a 4x acceleration in design implementation.



Vivado Design Suite Accelerates Implementation from RTLGiven the size and complexity of today's designs, developers face multidimensional design challenges that prevent them from achieving automated design closure. The Vivado Design Suite 2012.2 place and route technology accelerates implementation cycles by using analytical techniques to optimize for multiple and concurrent design metrics, such as congestion, total wire length and timing. For complex designs, this results in performance improvements of 15 percent corresponding to a 1 speed grade advantage over the ISE Design Suite. The same performance improvement also extends Xilinx's high-performance leadership over competing devices by 3 speed grades among the mid-range families, while delivering better performance vs. power trade-offs on the high-end, and better performance on the low-cost end of the respective product portfolios. 

"As part of the Vivado Design Suite Early Access Program, we are pleased to see Xilinx bringing ASIC class tools to the FPGA industry," said Luc Burgun, CEO, President and Founder of EVE. "With its advanced place and route algorithms and sophisticated design analysis environment, the Vivado Design Suite has significantly improved our productivity and has given us a time-to-market advantage."

Vivado Design Suite Accelerates Implementation from C             With the general release of the Vivado Design Suite, Xilinx continues its leadership in Electronic System-Level (ESL) design by releasing Vivado High-Level Synthesis (HLS) for All Programmable 7 series FPGA and Zynq™-7000 EPP SoC devices. Vivado HLS will be included at no additional cost to ISE Design Suite DSP Edition and System Edition customers currently in warranty.  Designers can quickly explore implementation architectures for complex algorithms by synthesizing their C, C++ or System C code to RTL. Vivado HLS also integrates with the System Generator tool by creating fast simulation models for enabling the rapid development of applications such as video, imaging, RADAR and baseband radios. Not only does Vivado HLS accelerate algorithm implementation, it also reduces verification time by up to 10,000x while improving system performance by enabling RTL micro-architecture exploration.

"In FPGA design, we always use C to quickly build a system-level model for validation of key algorithms and architectures, but we've always encountered the problem of how we could quickly and efficiently convert C into a hardware description language," said Hengqi Liu, Central R&D Data Center CTO at ZTE China. "With Xilinx Vivado High-Level Synthesis, this problem has been effectively addressed, as we recently used C to implement a key algorithm, and then used the tool to successfully map the C code into Verilog. We verified both the functionality and performance in Xilinx devices and the results showed that Vivado High-Level Synthesis is very useful in an FPGA design flow."

1 of 2

Check Out Our Best Services for Investors

Action Alerts PLUS

Portfolio Manager Jim Cramer and Director of Research Jack Mohr reveal their investment tactics while giving advanced notice before every trade.

Product Features:
  • $2.5+ million portfolio
  • Large-cap and dividend focus
  • Intraday trade alerts from Cramer
Quant Ratings

Access the tool that DOMINATES the Russell 2000 and the S&P 500.

Product Features:
  • Buy, hold, or sell recommendations for over 4,300 stocks
  • Unlimited research reports on your favorite stocks
  • A custom stock screener
Stocks Under $10

David Peltier uncovers low dollar stocks with serious upside potential that are flying under Wall Street's radar.

Product Features:
  • Model portfolio
  • Stocks trading below $10
  • Intraday trade alerts
14-Days Free
Only $9.95
14-Days Free
Dividend Stock Advisor

David Peltier identifies the best of breed dividend stocks that will pay a reliable AND significant income stream.

Product Features:
  • Diversified model portfolio of dividend stocks
  • Updates with exact steps to take - BUY, HOLD, SELL
Trifecta Stocks

Every recommendation goes through 3 layers of intense scrutiny—quantitative, fundamental and technical analysis—to maximize profit potential and minimize risk.

Product Features:
  • Model Portfolio
  • Intra Day Trade alerts
  • Access to Quant Ratings
Real Money

More than 30 investing pros with skin in the game give you actionable insight and investment ideas.

Product Features:
  • Access to Jim Cramer's daily blog
  • Intraday commentary and news
  • Real-time trading forums
Only $49.95
14-Days Free
14-Days Free
AAPL $92.79 -0.89%
FB $117.57 -0.42%
GOOG $697.20 0.22%
TSLA $212.99 -4.30%
YHOO $36.92 2.60%


Chart of I:DJI
DOW 17,644.21 -7.05 -0.04%
S&P 500 2,053.26 +2.14 0.10%
NASDAQ 4,729.1960 +3.5570 0.08%

Free Reports

Top Rated Stocks Top Rated Funds Top Rated ETFs